Abstract-Submersible Buoy (SB) is an important apparatus capable of long-term, fixed-point, continuous and multidirectional measurement of acoustic signals and hydrological environment monitoring in the harsh marine environment. It provides important information for hydrological environment research, marine organism research and protection. We will describe a real-time data acquisition (DAQ) system designed to meet low-power consumption and high-speed data transmission.
INTRODUCTION
The SB, also known as the underwater buoy, is one of the important equipments for ocean observation technology. It is mainly moored in the water layer below hundreds meters of the sea. Through the various sensors, it can perform longterm, fixed-point, continuous and stable measurement on sea level, underwater and seabed, and then package, process and store the collected data in its own storage device. The research vessels will recycle data at regular intervals. The way of data recovery is mainly to use the optical cable to connect to the host computer with high-speed data upload [1] .
The SB has long runtimes and recovery cycles, and the entire system is powered by batteries. The DAQ system should therefore be as low-power as possible due to the requirement of long-term, stable underwater operation. Meanwhile, the DAQ system also demands large capacity storage because of long runtime and relatively high sampling rate. The detection radius of SB is about 1 kilometers, so it will be widely distributed in the detected sea waters. Owing to the wide distribution and harsh marine environment, the DAQ system must ensure high-speed data storage as well as high-speed upload to the host in order to reduce data collection time and improve the extraction efficiency.
To deal with such requirements, we design a data acquisition system, which consists of multi-channel ADCs for hydrophones signal digitization; Spartan-6 FPGA for data package, capture and compression; 64GB SD card for shortterm (128 acquisition cycles, approximately 64 hours) data storage; two 1TB SSD for long-term (up to 8000 acquisition cycles, approximately 4,000 hours) data storage along with dual Gigabit Ethernet for data upload. A preliminary test shows that the DAQ system can achieve high-speed data conversion, storage and readout at comparatively low-power.
II. SYSTEM DESIGN
By taking into consideration the system requirements, characteristics and feasibility of the SB, this paper describes the architecture of the DAQ system: the Front-End board (FEB) for data acquisition and packaging; the SD card board for data compression and short-term data storage; the SATA board for long-term data storage and high-speed uploading. The DAQ system of the FEB is shown in Fig. 1 . 
A. Front-End Board
The schematic structure of the FEB is shown in Fig. 2 . The core of the FEB consists of a Spartan-6 FPGA, three vector hydrophones with 10KHz sampling rates and five scalar hydrophones with 5KHz sampling rates. The watch circuit immediately sends a trigger signal to the FEB when monitoring the signal of interest, and the FEB starts to collect and package the data of each hydrophone and other sensors. Each packet composes a data frame with packet number, frame header, end of frame, and CRC16 checksum. Finally the FEB sends data frames to the SD card board through the serial port. 
B. SD Card Board
The schematic block diagram of the SD card board is illustrated in Fig. 3 . The SD card board compresses the data frame data which are received from the FEB and writes to SD card. FPGA controls two SD cards based on periodical health check operation to prevent data loss. Only one SD card is used at the time with the other one being completely shut down by the FPGA. When a SD card reaches storage threshold, the SATA board will be powered-on in the next data acquisition. SD mode is used to write SD card data at 10MB/s for low-power consumption and UHS mode is used to read SD card data at 90MB/s for high-speed transmission with the SATA board. 
C. SATA Board
The schematic block diagram of the SATA card board is illustrated in Fig. 4 . The SATA board receives the data frame from the SD card board and writes to the 1TB SSD. In order to reduce power consumption, the FPGA will power off a SSD which is not being used at given time. When the host requires data retrieval, all data in the SD cards is forcibly transferred to the SSD. Then the host reads out all data from SSD through the dual Gigabit Ethernet. Despite the high power consumption of the SATA board, it runs only for 0.3% of the total system uptime and does not affect the design goal of low-power. 
III. LOW-POWER DESIGN

A. Device Selection
The FPGA Spartan-6 is a mature low-power commercial product. It is used for Front-End board and SD card board. Owing to the high requirements of logic cells and block RAMs, the FPGA Kintex-7 is used for SATA board with 20 times power consumption of SD card board. But the running time of the SATA board is about 0.3% of the SD card board, it will not affect the design of the low-power.
B. Power Management
The FEB is powered on by the watch circuit only when a target of interest is found and powered off otherwise to reduce power consumption. After the FEB initialization, the SD card board is powered on by the FEB. The SD card board features a health check mechanism and FPGA will completely shut down the idle SD card. The SATA board is powered on only when the SD card board reaches the threshold or the host computer needs to extract data. The idle SSD will be powered off by the FPGA on the SATA board when the SATA board is operating properly.
C. Lossless Data Compression
Currently lossless data compression encoding based on FPGAs are mainly RLE encoding, Huffman encoding, and LZW encoding. The coding efficiency is the ratio of the original data in a single data acquisition to the data after encoding, and the lower the coding efficiency value, the better the coding effect. Specially, the coding efficiency of the lossless compression algorithm is mainly related to the characteristics of the data itself. By comparing the total 1560MB actual measured data from Qingdao Lake which used different lossless compression encoding (shown in Fig.  6 .), the compression efficiency of RLE encoding is too low. The compression efficiency of LZW encoding is a bit lower than Huffman encoding. In general, Huffman coding is easy to accomplish, so it is implemented in the FPGA of the SD card board (shown in Fig. 5.) . The data characteristics is analyzed by software to build the HUFFMAN tree, and preset tree to the ROM of the FPGA. Using lossless data compression greatly increases the effective data transmission speed, reduces system operating time, and decreases power consumption [2] [3]. 
IV. EXPERIMENTAL RESULTS
A. High-Speed Transmission Test
For this test, in the FEB FPGA, all inputs are replaced with controllable linear-growth counters to complete data transfer processes. The received data and the transmission time of every 2048 data frames are monitored on the SD card board and the SATA board. Our tests show that the FEB generates a total of 7.9*10 6 MB, and the data received on the SD card board and the SATA board keeps increasing linearly. In other words, there are no errors in the transmission. The average speed of the SD card board and the SATA board is shown in Fig. 7 . In addition, each data frame has an independent packet number, and the packet number received from the SATA board data has also been continuous, indicating that a data packet has never been lost [4] . 
B. Lossless Data Compression
The result of lossless data compression is shown in Fig.  6 . , which used actual measured data from Qingdao Lake in 6 days. It indicates that the power consumption is reduced a half under the same conditions, meanwhile the effective data speed is doubled and the limit of transmission speed on hardware is breakthrough.
V. CONCLUSION
This paper implements large capacity storage, low-power and high-speed data transmission through research and application of the SD card UHS-I mode, the SATA protocol, Gigabit Ethernet and lossless data compression. The prototype of the FEB, the SD card board (shown in Fig.7.) , and the SATA board (shown in Fig.8.) was designed and verified with respect to its functionality and performance. After testing, the total power consumption of FEB board and SD card board is about 1.8W, the power consumption of SATA board is 12W. The battery capacity is 3kW*h and allocates 2kW*h to DAQ system. It means DAQ system can run continuously for more than 1000 hours or short run 3 years (collected twice a day, 0.5 hours each time). As a result, the DAQ system satisfies the project requirements. 
